Abstract -This paper deals with an original design of an active power splitter featuring a differential output presenting a greatly enhanced even mode rejection. The proposed circuit consists in two cascaded common emitter and common collector diffcrential pairs. For achieving the hest performance, it is shown that each of these twn differential pairs requires a specific common node to ground impedance that is discussed. The circuit has been implemented on a 0.25pm SiGe BiCMOS process and exhibits anticipated phase and amplitude broadband unbalance less than 6 . 9 and 0.6 dB respectively all over the 6-21 CHz frequency range. At 20 GHq a common mode rejection ratio better than 43 dB is predicted, i.e. a maximum 0.12 dB /0.3S0 output signal unbalance.
I. INTRODUCTION
Silicon-Germanium (SiGe) monolithic technologies are today very promising for fnture multimedia millimetre-wave applications. according to their ability to satisfy high performances, low cost and high integration trends. However, poor insulation properties of usual silicon substrates lead to low quality factor of interconnections and passive elements. As a consequence, although balanced circuit architectures are more attractive than single-ended ones in term of noise susceptibility, reduced EM1 radiation and harmonic spectral quality, their silicon one chip integration suffcrs due to the lack of well performing passive or active structures for balanced signal generation or combining.
Reported silicon monolithic passive baluns [ 1-21 typically exhibit important loss levels, are not compatible with low cost CMOSBiCMOS processes and they generally feature limited bandwidths. Moreover, they are not able to satisfy the high integration level required for multifunction chip design due to their large dimensions. Therefore active balnns are an alternative since they offer better compactness. However, some of their electrical performanccs, i.e. noise figure, power handling capabilities and signal unbalance need to be carefully optimised in order to make them attractive. Different microwave active balun have already been reported, such as "common-gate common-source'' circuits [3] , distributed amplifiers based shuctures [4] and differential amplifier based circuits [5-71. The first one exhibits very good performances but is narrow band while the second one features too large dimensions because of its distributed nature. Finally circuits using differential amplifiers cannot still achieve a well balanced operation, particularly as the frequency increases, as long as they are designed using the classical approach that employs a common node high impedance current source.
Nevertheless, among the different active balun topologies, the improved differential ones proposed in this paper can fit millimetre-wave applications requirements as it will he demonstrated.
After illustrating the limitations of the classical differential design, section I1 describes a method to overcome theses drawbacks. In section 111, this method is applied to the design of a 20 GHz novel differential output power splitter. The circuit is implemented on a 0.25pm SiGe BiCMOS process from ST Microelectronics which allows good performances up to the low millimetre-wave frequency range. Some comments about our original layout, which iflvolves some coplanar structures, are given in section IV.
Expected performances are discussed in section V. Finally, a special care has been taken in stability analysis and is the subject of the last section.
DESIGN METHODOLOGY FOR MILLIMETRE-WAVE DIFFERENTIAL AMPLIFIERS
Usually, a high internal impedance current source andlor a parallel LC network is connected to the common node of differential structures in order to achieve even mode rejection. Nevertheless, as previously explained [8, 9] , the implementation of such a high impedance Z, , cannot provide a sufficient well balanced output signal under high frequency operation. In fact, transistors of the differential pair feature capacitive output impedance that decreases with increasing frequency: therefore the high Z , is shunted through collectors loads, and becomes ineffective in the higher frequency range. This operation turns out into severely unbalanced performance. To overcome this problem, a method has been proposed for common-source FET differential amplifier configuration [SI. We have extended this technique to silicon bipolar differential amplifiers, including the three possible Common-Emitter (CE) Common-Collector (CC) and Common-Base (CB) transistor connections. Analytical investigations on these three configurations have been reported in [9] .
For straightforward analytical developments, the differential amplifier schematic is split into a convenient set of two circuits resulting either from common and differential modes or from even and odd mode 33rd European Microwave Conference -Munich 2003 excitations (figure 1). The first technique [lo] leads to the common-mode rejection ratio (CMRR) calculation which is a very convenient criterion for unbalance quantification [ 111. We have nevertheless used the second technique for the expression of the condition that leads to even mode cancellation. Thus, the four-port scattering parameters set is decomposed into a pair of two-port scattering matrices related to even and odd modes. A perfectly balanced operation can be obtained from even mode transmission cancellation (S21ewn=O). By transposition from S to Z parameters, this condition becomes:
This expression means that an ideal balanced operation of a differential amplifier can be obtained by adequately synthesizing the Z, impedance [9] according to equation
(1). This statement has been intensively employed in order to determine the nature of the Z , which has to be implemented on each of the two differential stages (CE and CC) of the differential balanced power splitter designed in the next section.
. T Fig. 1 . Derivation of even and odd mode circuits of a differential stmcme.
ACTIVE DIFFERENTIAL PHASE SPLITTER DESCRIPTION

A. General description
The proposed power splitter, shown in figure 2, has been designed on the basis of the method previously described. It involves a cascade of CE (common emitter first stage between A and B) and CC (common collector second stage between B and C) differential pairs. The first stage sets the overall gain of the circuit. Dimensions and bias of the two input transistors, as well as their emitters' degeneration inductors, have been carefully optimized in order to achieve a minimum noise figure operation. Another inductor is serially connected at the input of the circuit in order to achieve broadband input matching. The choice of a capacitance C,,) that connects the common emitter node to ground is very critical and is discussed in the next section.
The second stage provides an active broadband output matching for differential mode only. It plays a major role for the common mode rejection as highlighted below. The choice of an inductor LT2, which connects the collector common node to ground, is also very critical as discussed in the next section.
B. Optimal coupling impedance synthesis for each stage
Theoretically, the optimum Z , impedance obtained from the previous analysis for the CE differential amplifier is a serial association of a negative resistor and a capacitor [9] . It therefore requires an active circuit as the negative resistor [SI. Because of the complexity of this solution, this negative resistive part is omitted and Z , is made of a single capacitor. An extra parallel resistor is also needed for biasing purpose and adds an unwanted positive real pad to 2, . Therefore Z,, is far from optimum and the common mode rejection is only slightly improved with respect to the conventional approach that uses the resistor without C,,. Consequently, the CE differential configuration cannot fit lonely the high frequency performance requirements.
In order to solve this problem, the CC output differential structure is cascaded with the CE input one. Using the even mode transmission cancellation technique (Eq.l) for this second stage, it can be inferred that a single inductor is needed at the common node in order to synthesise a nearby optimal Z , . However. this optimal impedance is frequency dependant and the optimal inductor value decreases with increasing frequencies [9] . With a fixed inductance (L+) a very high CMRR can be achieved but over a limited frequency bandwidth only.
I v . LAYOUT CONSIDERATIONS
The circuit has been implemented using a 0.25 pm SiGe BiCMOS technology from ST Microelectronics. The layout (figure 3) features a total area of 1050x670 pmz but the circuit itself is only 600x360 pm2. A special care has been placed on designing the circuit very symmetrically because this point i s very critical for an optimum high fiequency well balanced performance.
Our design makes use of integrated silicon coplanar interconnections since, at considered kequencies, they display slightly lower losses than microstrip lines.
Moreover, microstrip based circuits often requires openings in the ground layer in order to interconnect resistors, transistors, inductors.. . Additionally this ground layer is made of the lower thin metal layer which enhances additional parasitic feedbacks effects due to its limited conductivity. Finally, it turns out that only a full circuit electromagnetic simulation is able to accurately predict the high frequency electrical performance of a silicon MMIC microstrip layout.
On the contrary coplanar interconnections are implemented using only the upper thick metal layer. Thus frequency. Figure 4 shows a CMRR better than 2 9 dB helow 25 GHz. Normally the CMRR should severely detcriorate as the frequency increases due to the imperfect common node impedance of the CE input stage. In fact the output CC differential stage compensates for this anticipated degradation in the upper frequency range thanks to the inductor Lcp2 at the CC common node. The value of Le,, has been optimized in order to provide the best common mode rejection at 20 GHz which explains the 43 dB CMRR predicted at this frequency. One must notice that this CMRR peak only depends on the value of the inductor LT2. A maximum CMRR can therefore be reached at other frequencies (higher or lower) simply using different values for LT2, satisfying equation (1).
Supply voltage is made different for each stage with Vccl= 5.8 V and Vcc2= 3.3 V. The first stage requires a larger supply voltage because of the bias resistor between ground and emitters of the CE differential pair. The value of this resistor results from a trade-off since it must he kept as high as possible for the best CMRR but must also be kept as low as possible for a minimum Vccl. The second stage doesn't necd such a supply voltage since no resistor is needed between collectors and Vcc2. The circuit output is not matched to 50 and is designed to drive the RF port of a future double balanced mixer. Consequently, output matching and optimum linearity results from a trade-off between collectors' resistor loads, bias current and transistor geometry differential output of the active balun.
Thud order two-tone modulation curves related IO Figure 6 displays the simulated third-order two-tone intermodulation versus frequency obtained for outputs loaded on the mixer input impedance. At the differential output, PI, is about -2.3 dBm and the intercept point IP3 is +9.4 dBm. The overall simulated performances are summarised in Table 1 The circuit first is split so as to unfold three planes A, B and C (figure 2), and then stability analysis is performed respectively considering even and odd mode response. Local stability is assumed if the product of refection coefficient T,.T, locus does not exhibit any clockwise encirclement of the point l+j.O for both even and odd mode circuits. Nyquist loci plots of the three planes A, B and C (figure 7), indicate stable circuit operation. Impulse response of the active balun further confrms this stability (figure 8). These dedicated impedances are a capacitor for the first common emitter stage and an inductor for the second common collector one. The overall circuit has been laid out with a special care on its symmetry and interconnections. As a result, a CMRR near 43 dB in the 20 GHz frequency range, i.e. a maximum 0.35' phase and 0.12 dB amplitude unbalance are anticipated. It also features broadband operations in the 6-27 GHz frequency range over which a CMRR value better than 29 dB is achieved. The circuit processing is near from completion and measured results will be available very soon. 
